In Roland E. Best’s famous PLL book, he mentioned a kind of interesting circuit called “JK-flipflop phase detectors”. If a rising edge comes to J, then Q will output “1”; if a rising edge comes to K, then Q will output “0”. This is an ideal circuit if we want to control one signal by…
CAP_BANK
Circuit design.
